HITACHI

SERVICE MANUAL MANUEL D'ENTRETIEN WARTUNGSHANDBUCH

CAUTION:

Before servicing this chassis, it is important that the service technician read the "Safety Precautions" and "Product Safety Notices" in this service manual.

ATTENTION:

Avant d'effectuer l'entretien du châassis, le technicien doit lire les «Précautions de sécurité» et les «Notices de sécurité du produit» présentés dans le présent manuel.

VORSICHT:

Vor Öffnen des Gehäuses hat der Service-Ingenieur die "Sicherheitshinweise" und "Hinweise zur Produktsicherheit" in diesem Wartungshandbuch zu lesen.

SM010

42PD3200

Data contained within this Service manual is subject to alteration for improvement.

Les données fournies dans le présent manuel d'entretien peuvent faire l'objet de modifications en vue de perfectionner le produit.

Die in diesem Wartungshandbuch enthaltenen Spezifikationen können sich zwecks Verbesserungen ändern.

SPECIFICATIONS AND PARTS ARE SUBJECT TO CHANGE FOR IMPROVEMENT

TABLE OF CONTENTS

1. II	NTROD	UCTION	1
	TUNER.		
3. II	F PART	(TDA9886)	. 1
		STANDARD SOUND PROCESSOR	
		SWITCH TEA6415	
		AMPLIFIER STAGE WITH TPA3004D2	
		SUPPLY (SMPS)	
		CONTROLLER	
9. E	EPRON	M 24C32	. 3
		AB STEREO HEADPHONE DRIVER TDA1308	
		.TERS	
		CRIPTIONS	
12.1.		.6415C	
		General Description	
		Features	
		Pinning	
12.2.		C02	
		Description	
		Features	
		Pinning	
12.3.		32	
		General Description	
		Features	
		Pinning	
		VC14A	
		Description	
		Features	
		Pinning	
		Features	
		Description	
		Pin Connections	
12.6.		i334	
. —		Features	
		General Description	
		Pin Descriptions	
12.7.		16LV8	
		Description	
		Features	
	7.3.	Pin connections	
12.8.		24008V1D	
		Description	
		Features	
	8.3.	Pin Description	
12.9.	KA2	78R33	
12.	9.1.	Features	
12.	9.2.	Description	
12.10). LM1	117	13
12.	10.1.	General Description	13
12.	10.2.	Features	
12.		Applications	
12.		Connection Diagrams	
12.11	. LM3	317 <i>-</i>	13
12.	11.1.	General Description	14
	11.2.	Features	14
	11.3.	Pin Description	14
12.12	2. LM8	309	14

12.12.1.	General Description	
12.12.2.	Features	
12.12.3.	Pinning	
12.13. MSF	P34X1G (MSP3411G)	
12.13.1.	Introduction	
12.13.2.	Features	
12.13.3.	Pin connections	
12.14. M29	W040B	
12.14.1.	Description	
	Features	
	Pin Descriptions	
12.15. MC3	33202	
12.15.1.	General Description	19
12.15.2.	Features	
12.15.3.	Pin Connections	
12.16. PCF	8574	
12.16.1.	General Description	20
	Features	
	Pinning	
	P1836	
	Description	
12.17.2.	Features	21
12.18. PI5\	/330	21
	General Description	
	N55XX (SDA5550)	
12.19.1.	General description	
	993	
12.20.1.	General Description	
	Features	
	4CB3Q3305	
12.21.1.	General Description	
12.21.2.	Features	
12.21.3.	Pin Connections	
	4LC21	
	Description	
12.22.2.	Features	
12.22.3.	Pin connections	
	576	
	General Description	
12.23.1.	Features	
12.23.3.	Pin description	
	34063	
12.24. NO.	Description	
12.24.1.	Features	
12.24.3.	Pin connections.	
	1308	
12.25. 1 <i>DF</i>	General Description	
12.25.1. 12.25.2.	Features	
12.25.2.	Pinning	
	98869886	
12.26.1.	General Description	
12.26.2.	Features	
12.26.3.	Pinning	
	3004D2	
12.27.1.	General Description	
12.27.2.	Features	
12.27.3.	Pinning	
	672T	
	General Description	
12.28.2.	Features	30

12.28.3.	Pin Connection	30
12.29. VP0	C3230D	30
12.29.1.	General Description	30
12.29.2.	Pin Connections and Short Descriptions	30
12.30. MA	D4868A	32
12.30.1.	General Description	32
12.30.2.	Features	32
12.30.3.	Interfaces	32
12.30.4.	Pinning	33
12.31. SVF	P-EX 59B	34
12.31.1.	General Description	34
13. SERVIC	E MENU SETTINGS	34
13.1. Ser	vice Menu Items	34
13.1.1.	Picture Adjust	34
13.1.2.	SOUND1	34
13.1.3.	SOUND 2	34
13.1.4.	Options	35
13.1.5.	TV Norm	35
13.1.6.	Features	35
13.1.7.	Teletext	35
13.1.8.	Source	35
14. BLOCK	DIAGRAM	37
15. CIRCUI	Γ DIAGRAMS	38

1. INTRODUCTION

42" Plasma TV is a progressive TV control system with built-in **de-interlacer** and **scaler**. It uses a 852x480 panel with 16:9 aspect ratio. The TV is capable of operation in PAL, SECAM, NTSC (playback) colour standards and multiple transmission standards as B/G, D/K, I/I', and L/L' including German and NICAM stereo. Sound system output is supplying 2x10W (10%THD) for stereo 8 Ω speakers. The chassis is equipped with many inputs and outputs allowing it to be used as a center of a media system.

It supports following peripherals:

- 3 SCART sockets
- 1 AV input (CVBS + Stereo Audio)
- 1 SVHS input
- 1 Stereo Headphone input
- 1 Component input (YPbPr + Stereo Audio)
- 1 D-Sub 15 PC input
- 1 HDMI input
- 1 Stereo audio input for PC
- 1 Stereo audio output
- 1 Subwoofer output

2. TUNER

The tuners used in the design are combined VHF, UHF tuners suitable for CCIR systems B/G, H, L, L', I/I', and D/K. The tuning is available through the digitally controlled I²C bus (PLL). Below you will find info on one of the Tuners in use.

General description of UV1316:

The UV1316 tuner belongs to the UV 1300 family of tuners, which are designed to meet a wide range of applications. It is a combined VHF, UHF tuner suitable for CCIR systems B/G, H, L, L', I and I'. The low IF output impedance has been designed for direct drive of a wide variety of SAW filters with sufficient suppression of triple transient.

Features of UV1316:

- 1. Member of the UV1300 family small sized UHF/VHF tuners
- 2. Systems CCIR: B/G, H, L, L', I and I'; OIRT: D/K
- 3. Digitally controlled (PLL) tuning via I²C-bus
- 4. Off-air channels, S-cable channels and Hyperband
- 5. World standardised mechanical dimensions and world standard pinning
- 6. Compact size
- 7. Complies to "CENELEC EN55020" and "EN55013"

Pinning:

1. Gain control voltage (AGC) : 4.0V. Max: 4.5V

2. Tuning voltage

3. I²C-bus address select : Max: 5.5V

4. I²C-bus serial clock
5. I²C-bus serial data
6. Min:-0.3V, Max: 5.5V
7. Min:-0.3V, Max: 5.5V

6. Not connected

7. PLL supply voltage : 5.0V, Min: 4.75V, Max: 5.5V

8. ADC input

9. Tuner supply voltage : 33V, Min: 30V, Max: 35V

10. Symmetrical IF output 111. Symmetrical IF output 2

3. IF PART (TDA9886)

The TDA9886 is an alignment-free multistandard (PAL, SECAM and NTSC) vision and sound IF signal PLL. The following figure shows the simplified block diagram of the integrated circuit.

The integrated circuit comprises the following functional blocks:

VIF amplifier, Tuner and VIF-AGC, VIF-AGC detector, Frequency Phase-Locked Loop (FPLL) detector, VCO and divider, Digital acquisition help and AFC, Video demodulator and amplifier, Sound carrier trap, SIF amplifier, SIF-AGC detector, Single reference QSS mixer, AM demodulator, FM demodulator and acquisition

external reference stonal AFC 21 (23) TUNER AGO VIF-AGC RC VCO DIGITAL VCO CONTROL AFC DETECTOR VIF2 80UND TRAP8 4.5 to 6.5 MHz (18) 17 VIF1 1 (30) video output: 2 V (p-p TDA9885 17 TDASSSC SINGLE REFERENCE QSS MIXER AUDIO PROCESSING SIF2 (3) 5 INTERCARRIER MIXER AND AM DEMODULATOR AND SWITCHES SIF1 23 (26) MAD NARROW-BAND PLL DEMODULATOR SIF AGO ²C-BUS TRANSCEIVER ፰፴ 叾 11 (10) 12 (11) 4 (2) SCL SIOMAD **EMPLL** ler output

help, Audio amplifier and mute time constant, I²C-bus transceivers and MAD (module address), Internal voltage stabilizer.

4. MULTI STANDARD SOUND PROCESSOR

The MSP34x0G family of single-chip Multistandard Sound Processors covers the sound processing of all analogue TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analogue sound IF signal-in, down to processed analogue AF-out, is performed on a single chip.

and MAD se

fite

These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free. Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. The MSP34x1G has optimum stereo performance without any adjustments.

5. VIDEO SWITCH TEA6415

(1) Not connected for TDA9885

In case of three or more external sources are used, the video switch IC TEA6415 is used. The main function of this device is to switch 8 video-input sources on the 6 outputs.

Each output can be switched on only one of each input. On each input an alignment of the lowest level of the signal is made (bottom of sync. top for CVBS or black level for RGB signals).

Each nominal gain between any input and output is 6.5dB.For D2MAC or Chroma signal the alignment is switched off by forcing, with an external resistor bridge, 5VDC on the input. Each input can be used as a normal input or as a MAC or Chroma input (with external Resistor Bridge). All the switching possibilities are changed through the BUS. Driving 75ohm load needs an external resistor. It is possible to have the same input connected to several outputs.

6. AUDIO AMPLIFIER STAGE WITH TPA3004D2

The TPA3004D2 is a 12W (per channel) efficient, Class-D audio amplifier for driving bridged-tied stereo speakers. The TPA3004D2 can drive stereo speakers as low as 4Ω . The high efficiency of the TPA3004D2 eliminates the need for external heatsinks when playing music.

Stereo speaker volume is controlled with a dc voltage applied to the volume control terminal offering a range of gain from –40dB to 36dB. Line outputs, for driving external headphone amplifier inputs, are also dc voltage controlled with a range of gain from –56dB to 20dB.

An integrated 5V regulated supply is provided for powering an external headphone amplifier.

7. POWER SUPPLY (SMPS)

The DC voltages required at various parts of the chassis are provided by an SMPS transformer controlled by the IC MC44608, which is designed for driving, controlling and protecting switching transistor of SMPS. The transformer generates 145V for FBT input, +/-14V for audio amplifier, 5V and 3.3V stand by voltage and 8V, 12V and 5V supplies for other different parts of the chassis.

An optocoupler is used to control the regulation of line voltage and stand-by power consumption. There is a regulation circuit in secondary side. This circuit produces a control voltage according to the changes in 145V DC voltage, via an optocoupler (TCET1102G) to pin3 of the IC.

During the switch on period of the transistor, energy is stored in the transformer. During the switch off period energy is fed to the load via secondary winding. By varying switch-on time of the power transistor, it controls each portion of energy transferred to the second side such that the output voltage remains nearly independent of load variations.

8. MICROCONTROLLER

The Micronas SDA55xx TV microcontroller is dedicated to 8 bit applications for TV control and provides dedicated graphic features designed for modern low class to mid range TV sets. The SDA55xx provides also an integrated general purposefully 8051-compatible microcontroller with specific hardware features especially suitable in TV sets. The microcontroller core has been enhanced to provide powerful features such as memory banking, data pointers and additional interrupts, etc. The internal XRAM consists of up to 16 kBytes. The microcontroller provides an internal ROM of up to 128kBytes. ROMless versions can access up to 1 MByte of external RAM and ROM. The 8-bit microcontroller runs at 33.33 MHz internal clock. SDA 55xx is realized in 0.25 micron technology with 2.5V supply voltage for the core and 3.3 V for the I/O port pins to make them TTL compatible. Based on the SDA55xx microcontroller the MINTS software package was developed and provides dedicated device drivers for many Micronas video & audio products and includes a full blown TV control SW for the PEPER application chassis. The SDA55xx is also supported with powerful design tools like emulators from Hitex, Kleinhenz, iSystems, the Keil C51 Compiler and TEDIpro OSD development SW by Tara Systems.

9. **EEPROM 24C32**

The Microchip Technology Inc. $24AA32A/24LC32A(24XX32A^*)$ is a 32 Kbit Electrically Erasable PROM. The device is organized as four blocks of 8K x 8-bitmemory with a 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only $1\mu A$ and 1mA, respectively. It has been developed for advanced, low-power applications such as personal communications or data acquisition. The 24XX32A also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 256Kbits address space.

10. CLASS AB STEREO HEADPHONE DRIVER TDA1308

The TDA1308 is an integrated class AB stereo headphone driver contained in a DIP8 plastic package. The device is fabricated in a 1 mm CMOS process and has been primarily developed for portable digital audio applications.

11. SAW FILTERS

K9656M:

Standard:

- B/G
- D/K
- |
- L/L'

Features

- TV IF audio filter with two channels
- Channel 1 (L') with one pass band for sound carriers at 40.40MHz (L') and 39.75MHz (L'- NICAM)
- Channel 2 (B/G, D/K, L, I) with one pass band for sound carriers between 32.35MHz and 33.40MHz

Terminals

Tinned CuFe alloy

Pin configuration

- 1 Input
- 2 Switching input
- 3 Chip carrier ground

- 4 Output
- 5 Output

K3958M:

Standard:

- B/G
- D/K
- |
- L/L'

Features

- TV IF video filter with Nyquist slopes at 33.90 MHz and 38.90 MHz
- Constant group delay

Terminals

Tinned CuFe alloy

Pin configuration

- 1 Input
- 2 Input ground
- 3 Chip carrier ground
- 4 Output
- 5 Output

12. IC DESCRIPTIONS

TEA6415C

24LC02

24C32

74LVC14A

TEA6420D

CS4334

GAL16LV8

K6R4008V1

KA278R33

LM1117

LM317T

LM809

MSP3411G

M29W040B

MC33202

PCF8574

TSOP1836

PI5V330

SDA5550

SII9993

SN74CB3Q3305

ST24LC21

LM2576

MC34063

TDA1308

TDA1300

TPA3004D2

μPA672T

VPC3230D

MAD4868A

SVP EX-59B

12.1. TEA6415C

12.1.1. General Description

The main function of the IC is to switch 8 video input sources on 6 outputs. Each output can be switched on only one of each input. On each input an alignment of the lowest level of the signal is made (bottom of synch. top for CVBS or black level for RGB signals). Each nominal gain between any input and output is 6.5dB. For D2MAC or Chroma signal the alignment is switched off by forcing, with an external resistor bridge, 5Vpc on the input. Each input can be used as a normal input or as a MAC or Chroma input (with external resistor bridge). All the switching possibilities are changed through the BUS. Driving 75Ω load needs an external transistor. It is possible to have the same input connected to several outputs. The starting configuration upon power on (power supply: 0 to 10V) is undetermined. In this case, 6 words of 16 bits are necessary to determine one configuration. In other case, 1 word of 16 bits is necessary to determine one configuration.

12.1.2. Features

- 20MHz Bandwidth
- Cascadable with another TEA6415C (Internal address can be changed by pin 7 voltage)
- 8 Inputs (CVBS, RGB, MAC, CHROMA,...)
- 6 Outputs
- Possibility of MAC or chroma signal for each input by switching-off the clamp with an external resistor bridge
- Bus controlled
- 6.5dB gain between any input and output
- 55dB crosstalk at 5MHz
- Fully ESD protected

12.1.3.		Pinning		
1.	Input	:	Max	: 2Vpp, Input Current: 1mA, Max: 3mA
2.	Data	:	Low level	: -0.3V Max: 1.5V,
			High level	: 3.0V Max : Vcc+0.5V
3.	Input	:	Max	: 2Vpp, Input Current: 1mA, Max : 3mA
4.	Clock	:	Low level	: -0.3V Max: 1.5V,
			High level	: 3.0V Max : Vcc+0.5V
5.	Input	:	Max	: 2Vpp, Input Current: 1mA, Max: 3mA
6.	Input	:	Max	: 2Vpp, Input Current: 1mA, Max: 3mA
7.	Prog			
8.	Input	:	Max : 2Vpp,	Input Current: 1mA, Max: 3mA
9.	Vcc	:	12V	
10.	Input	:	Max : 2Vpp,	Input Current: 1mA, Max: 3mA
11.	Input	:	Max : 2Vpp,	Input Current: 1mA, Max: 3mA
12.	Ground			
13.	Output	:	5.5Vpp,	Min: 4.5Vpp
14.	Output	:	5.5Vpp,	Min: 4.5Vpp
15.	Output	:	5.5Vpp,	Min: 4.5Vpp
16.	Output	:	5.5Vpp,	Min: 4.5Vpp
17.	Output	:	5.5Vpp,	Min: 4.5Vpp
18.	Output	:	5.5Vpp,	Min: 4.5Vpp
19.	Ground			
20.	Input	:	Max : 2	Vpp, Input Current : 1mA, Max : 3mA

12.2. 24LC02


12.2.1. Description

The Microchip Technology Inc. 24AA02/24LC02B (24XX02*) is a 2 Kbit Electrically Erasable PROM. The device is organized as one block of 256 x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only $1\mu A$ and 1mA, respectively. The 24XX02 also has a page write capability for up to 8 bytes of data.

12.2.2. Features

- Single supply with operation down to 1.8V
- Low-power CMOS technology
 - -1mA active current typical
 - -1µA standby current typical (I-temp)
- Organized as 1 block of 256 bytes (1 x 256 x 8)
- 2-wire serial interface bus, I²C[™] compatible
- Schmitt Trigger inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100kHz (24AA02) and 400 kHz (24LC02B) compatibility
- Self-timed write cycle (including auto-erase)
- Page write buffer for up to 8 bytes
- · 2ms typical write cycle time for page write
- Hardware write-protect for entire memory
- · Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000V
- 1,000,000 erase/write cycles
- Data retention > 200 years
- 8-lead PDIP, SOIC, TSSOP and MSOP packages
- 5-lead SOT-23 package
- Pb-free finish available
- Available for extended temperature ranges:
 - -Industrial (I): -40°C to +85°C
 - -Automotive (E): -40°C to +125°C

12.2.3. **Pinning**



Name	PDIP	SOIC	TSSOP	MSOP	SOT23	Description	
A0	1	1	1	1	_	Not Connected	
A1	2	2	2	2	_	Not Connected	
A2	3	3	3	3	_	Not Connected	
Vss	4	4	4	4	2	Ground	
SDA	5	5	5	5	3	Serial Address/Data I/O	
SCL	6	6	6	6	1	Serial Clock	
WP	7	7	7	7	5	Write-Protect Input	
Vcc	8	8	8	8	4	+1.8V to 5.5V Power Supply	

12.3. 24C32


12.3.1. General Description


The Microchip Technology Inc. 24C32 is a 4K x 8 (32K bit) Serial Electrically Erasable PROM. This device has been developed for advanced, low power applications such as personal communications or data acquisition. The 24C32 features an input cache for fast write loads with a capacity of eight 8-byte pages, or 64 bytes. It also features a fixed 4K-bit block of ultra-high endurance memory for data that changes frequently. The 24C32 is capable of both random and sequential reads up to the 32K boundary. Functional address lines allow up to 8 - 24C32 devices on the same bus, for up to 256K bits address space. Advanced CMOS technology makes this device ideal for low-power non-volatile code and data applications.

12.3.2. Features

- Voltage operating range: 4.5V to 5.5V
 - Peak write current 3mA at 5.5V
 - Maximum read current 150µA at 5.5V
 - Standby current 1µA typical
- Industry standard two-wire bus protocol, I²C[™] compatible
 - -Including 100kHz and 400kHz modes
- Self-timed write cycle (including auto-erase)
- · Power on/off data protection circuitry
- · Endurance:
 - 10,000,000 Erase/Write cycles guaranteed for High Endurance Block
 - 10,000,000 E/W cycles guaranteed for Standard Endurance Block
- 8 byte page, or byte modes available
- 1 page x 8 line input cache (64 bytes) for fast write loads
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 2ms typical write cycle time, byte or page
- Up to 8 chips may be connected to the same bus for up to 256K bits total memory
- Electrostatic discharge protection > 4000V
- Data retention > 200 years
- · Temperature ranges:
 - -Commercial (C): 0°C to +70°C -Industrial (I): -40°C to +85°C

12.3.3. **Pinning**





PIN Function Table

Name	Function		
A0A2	User Configurable Chip Selects		
Vss	Ground		
SDA	Serial Address/Data I/O		
SCL	Serial Clock		
Vcc	+4.5V to 5.5V Power Supply		
NC	No Internal Connection		

PIN DESCRIPTIONS

A0, A1, A2 Chip Address Inputs

The A0...A2 inputs are used by the 24C32 for multiple device operation and conform to the two-wire bus standard. The levels applied to these pins define the address block occupied by the device in the address map. A particular device is selected by transmitting the corresponding bits (A2, A1, and A0) in the control byte.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal; therefore the SDA bus requires a pull-up resistor to VCC (typical 10KQ for 100 kHz, 1KQ for 400kHz).

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

12.4. 74LVC14A

12.4.1. Description

The 74LVC14A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3 and 5V environment. The 74LVC14A provides six inverting buffers with Schmitt-trigger action. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.


12.4.2. Features

- Wide supply voltage range from 1.2 to 3.6V
- CMOS low power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5V
- Complies with JEDEC standard no.8-1A
- ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000V MM EIA/JESD22-A115-A exceeds 200V.

• Specified from -40 to +85C and -40 to +125C.

12.4.3. Pinning



PIN	SYMBOL	DESCRIPTION
1	1A	data input
2	1Y	data output
3	2A	data input
4	2Y	data output
5	3A	data input
6	3Y	data output
7	GND	ground (0 V)
8	4Y	data output
9	4A	data input
10	5Y	data output
11	5A	data input
12	6Y	data output
13	6A	data input
14	Vcc	supply voltage

12.5. TEA6420


12.5.1. Features

- 5 Stereo Inputs
- 4 Stereo Outputs
- Gain Control 0/2/4/6dB/Mute for each Output
- Cascadable (2 different addresses)
- Serial Bus Controlled
- Very low Noise
- Very low Distortion

12.5.2. Description

The TEA6420 switches 5 stereo audio inputs on4stereo outputs. All the switching possibilities are changed through the I²C bus.

12.5.3. Pin Connections



12.6. CS4334

12.6.1. Features

- Complete Stereo DAC System: Interpolation, D/A, Output Analog Filtering
- 24-Bit Conversion
- 96dB Dynamic Range
- -88dB THD+N
- Low Clock Jitter Sensitivity
- Single +5V Power Supply
- Filtered Line Level Outputs
- On-Chip Digital De-emphasis
- Popgaurd® Technology
- Functionally Compatible with CS4330/31/33

12.6.2. General Description

The CS4334 family members are complete, stereo digital-to-analog output systems including interpolation, 1-bitD/A conversion and output analog filtering in an 8-pinpackage. The CS4334/5/6/7/8/9 support all major audio data interface formats, and the individual devices differ only in the supported interface format. The CS4334 family is based on delta-sigma modulation, where the modulator output controls the reference voltage input to an ultra-linear analog low-pass filter. This architecture allows for infinite adjustment of sample rate between 2kHz and 100kHz simply by changing the master clock frequency. The CS4334 family contains on-chip digital de-emphasis, operates from a single +5V power supply, and requires minimal support circuitry. These features are ideal for set-top boxes, DVD players, SVCD players, and A/V receivers.

12.6.3. Pin Descriptions

SERIAL DATA INPUT	SDATA -1 8 - AOL	UTL ANALOG LEFT CHANNEL OUTPUT
DE-EMPHASIS / SCLK	DEM/SCLK = 2 7 - VA	ANALOG POWER
LEFT / RIGHT CLOCK	LRCK = 3 6 PAG	ND ANALOG GROUND
MASTER CLOCK	MCLK □4 5 □ AOI	UTR ANALOG RIGHT CHANNEL OUTPUT

No.	Pin Name	I/O	Pin Function and Description
1	SDATA	-	Serial Audio Data Input - two's complement MSB-first serial data is input on this pin.
			The data is clocked into the CS4334/5/6/7/8/9 via internal or external SCLK, and the
			channel is determined by LRCK.
2	DEM/SCLK	1	De-Emphasis/External Serial Clock Input - used for de-emphasis filter control or exter-
			nal serial clock input.
3	LRCK	1	Left/Right Clock - determines which channel is currently being input on the Audio Serial
			Data Input pin, SDATA.
4	MCLK	Τ	Master Clock - frequency must be 256x, 384x, or 512x the input sample rate in BRM and
			either 128x or 192x the input sample rate in HRM.
5	AOUTR	0	Analog Right Channel Output - typically 3.5 Vp-p for a full-scale input signal.
6	AGND	1	Analog Ground - analog ground reference is 0V.
7	VA	I	Analog Power - analog power supply is nominally +5V.
8	AOUTL	0	Analog Left Channel Output - typically 3.5 Vp-p for a full-scale input signal.

12.7. GAL16LV8

12.7.1. Description

The GAL16LV8D, at 3.5ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL16LV8C can interface with both 3.3V and 5Vsignal levels. The GAL16LV8 is manufactured using Lattice Semiconductor's advanced 3.3V E²CMOS process, which combines CMOS with Electrically Erasable (E²) floating gate technology. High speed erase times (<100ms) allow the devices to be reprogrammed guickly and efficiently.


The 3.3V GAL16LV8 uses the same industry standard 16V8 architecture as its 5V counterpart and supports all architectural features such as combinatorial or registered macrocell operations.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

12.7.2. Features

- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
 - 3.5ns Maximum Propagation Delay
 - -Fmax = 250MHz
 - 2.5ns Maximum from Clock Input to Data Output
 - UltraMOS® Advanced CMOS Technology
- 3.3V LOW VOLTAGE 16V8 ARCHITECTURE
 - JEDEC-Compatible 3.3V Interface Standard
 - 5V Compatible Inputs
 - I/O Interfaces with Standard 5V TTL Devices (GAL16LV8C)
- ACTIVE PULL-UPS ON ALL PINS (GAL16LV8D Only)
- E2 CELL TECHNOLOGY
 - Reconfigurable Logic
 - Reprogrammable Cells
 - 100% Tested/100% Yields
 - High Speed Electrical Erasure (<100ms)
 - 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
 - Programmable Output Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
 - 100% Functional Testability
- APPLICATIONS INCLUDE:
 - Glue Logic for 3.3V Systems
 - DMA Control
 - State Machine Control
 - High Speed Graphics Processing
 - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION
- LEAD-FREE PACKAGE OPTIONS

12.7.3. Pin connections



12.8. K6R4008V1D

12.8.1. Description

The K6R4008V1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008V1D uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using

SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008V1D is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.

12.8.2. Features

- Fast Access Time 8, 10ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 20mA(Max.)

(CMOS): 5mA(Max.)

- Operating K6R4008V1D-08 : 80mA(Max.)

K6R4008V1D-10:65mA(Max.)

- Single 3.3 ±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

K6R4008V1D-J: 36-SOJ-400


K6R4008V1D-K: 36-SOJ-400(Lead-Free)

K6R4008V1D-T: 44-TSOP2-400BF

K6R4008V1D-U: 44-TSOP2-400BF(Lead-Free)

• Operating in Commercial and Industrial Temperature range.

12.8.3. Pin Description



Pin Name	Pin Function		
A0 - A18	Address Inputs		
WE	Write Enable		
CS	Chip Select		
ŌĒ	Output Enable		
I/O1 ~ I/O8	Data Inputs/Outputs		
Vcc	Power(+3.3V)		
Vss	Ground		
N.C	No Connection		

12.9. KA278R33

12.9.1. Features

- 2A / 3.3V Output low dropout voltage regulator
- TO220 Full-Mold package (4PIN)
- Overcurrent protection, Thermal shutdown
- Overvoltage protection, Short-Circuit protection
- · With output disable function

12.9.2. Description

The KA278R33 is a low-dropout voltage regulator suitable for various electronic equipments. It provides constant voltage power source with TO-220 4 lead full mold package. Dropout voltage of KA278R33 is below 0.5V in full rated current (2A). This regulator has various function such as peak current protection, thermal shut down, overvoltage protection and output disable function.

12.10. LM1117

12.10.1. General Description

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor's industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V. The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap reference to as-sure output voltage accuracy to within $\pm 1\%$. The LM1117 series is available in SOT-223, TO-220, and TO-252 D-PAK packages. A minimum of $10\mu F$ tantalum capacitor is required at the output to improve the transient response and stability.

12.10.2. Features


- Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
- Space Saving SOT-223 Package
- Current Limiting and Thermal Protection
- Output Current 800mA
- Line Regulation 0.2% (Max)
- Load Regulation 0.4% (Max)
- Temperature Range
- LM1117 0°C to 125°C
- LM1117I -40°C to 125°C


12.10.3. Applications

- 2.85V Model for SCSI-2 Active Termination
- Post Regulator for Switching DC/DC Converter
- High Efficiency Linear Regulators
- Battery Charger
- Battery Powered Instrumentation

12.10.4. Connection Diagrams







12.11. LM317

12.11.1. General Description

This monolithic integrated circuit is an adjustable 3-terminal positive voltage regulator designed to supply more than 1.5A of load current with an output voltage adjustable over a 1.2 to 37V. It employs internal current limiting, thermal shut-down and safe area compensation.

12.11.2. Features

- Output Current In Excess of 1.5A
- Output Adjustable Between 1.2V and 37V
- Internal Thermal Overload Protection
- Internal Short Circuit Current Limiting
- Output Transistor Safe Operating Area Compensation
- TO-220 Package

12.11.3. Pin Description





1. Adj 2. Output 3. Input

12.12. LM809


12.12.1. General Description

The LM809/810 microprocessor supervisory circuits can be used to monitor the power supplies in microprocessor and digital systems. They provide a reset to the microprocessor during power-up, power-down and brown-out conditions. The function of the LM809/810 is to monitor the VCC supply voltage, and assert a reset signal whenever this voltage declines below the factory-programmed reset threshold. The reset signal remains asserted for 240 ms after VCC rises above the threshold. The LM809 has an active-low RESET output, while the LM810 has an active-high RESET output. Seven standard reset voltage options are available, suitable for monitoring 5V, 3.3V, and 3V supply voltages. With a low supply current of only 15μ A, the LM809/810 are ideal for use in portable equipment.

12.12.2. Features

- Precise monitoring of 3V, 3.3V, and 5V supply voltages
- Superior upgrade to MAX809/810
- Fully specified overtemperature
- 140 ms min. Power-On Reset pulse width, 240ms typical Active-low RESET Output(LM809) Active-high RESET Output(LM810)
- Guaranteed RESET Output valid for VCC≥1V
- Low Supply Current, 15µAtyp
- Power supply transient immunity

12.12.3. Pinning



P	IN	NAME	FUNCTION				
(LLP)	SOT-23	NAME					
1	1	GND	GND Ground reference				
3	2	RESET (LM809)	Active-low output. RESET remains low while V _{CC} is below the reset threshold, and for 240ms after V _{CC} rises above the reset threshold.				
3	2	RESET (LM810)	Active-high output. RESET remains high while V _{CC} is below the reset threshold, and for 240ms after V _{CC} rises above the reset threshold.				
5	3	V _{cc}	Supply Voltage (+5V, +3.3V, or +3.0V)				

12.13. MSP34X1G (MSP3411G)

Multistandard Sound Processor Family

12.13.1. Introduction

The MSP 34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip. Figure shows a simplified functional block diagram of the MSP 34x1G.

The MSP 34x1G has all functions of the MSP 34x0G with the addition of a virtual surround sound feature.


Surround sound can be reproduced to a certain extent with two loudspeakers. The MSP 34x1G includes the Micronas virtualizer algorithm "3D-PANORAMA" which has been approved by the Dolby 1) Laboratories for with the "Virtual Dolby Surround" technology. In addition, the MSP 34x1G includes the "PAN-ORAMA" algorithm.

These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free.

Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. The MSP 34x1G has optimum stereo performance without any adjustments.

The MSP 34x1G has built-in automatic functions: The IC is able to detect the actual sound standard automat-ically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be evaluated internally with subsequent switching between mono/stereo/bilingual; no I2C interaction is necessary (Automatic Sound Selection).



Source Select

I²S bus interface consists of five pins:

- 1. I2S_DA_IN1, I2S_DA_IN2: For input, four channels (two channels per line, 2*16 bits) per sampling cycle (32kHz) are transmitted.
- 2. I2S DA OUT: For output, two channels (2*16 bits) per sampling cycle (32kHz) are transmitted.
- 3. I2S CL: Gives the timing for the transmission of I²S serial data (1.024MHz).
- 4. I2S_WS: The I2S_WS word strobe line defines the left and right sample.

12.13.2. Features

- Standard Selection with single I²C transmission
- Automatic Standard Detection of terrestrial TV standards
- Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS
- Two selectable sound IF (SIF) inputs
- Automatic Carrier Mute function
- Interrupt output programmable (indicating status change)
- Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness
- AVC: Automatic Volume Correction
- Subwoofer output with programmable low-pass and complementary high-pass filter
- 5-band graphic equalizer for loudspeaker channel
- Spatial effect for loudspeaker channel
- Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs
- Complete SCART in/out switching matrix
- Two I²S inputs; one I²S output
- Dolby Pro Logic with DPL 351xA coprocessor
- All analog FM-Stereo A2 and satellite standards; AM-SECAM L standard
- Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM
- Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification)
- ASTRA Digital Radio (ADR) together with DRP 3510A
- All NICAM standards
- Korean FM-Stereo A2 standard

12.13.3. Pin connections

NC = not connected; leave vacant LV = if not used, leave vacant

OBL = obligatory; connect as described in circuit diagram

DVSS: if not used, connect to DVSS

AHVSS: connect to AHVSS

Dia Na					Dim Name	Trend	Connection	
PLCC	PSDIP	Pin No.	PQFP	PLQFP	Pin Name	Туре	(if not used)	Short Description
68-pin	64-pin	52-pin	80-pin	64-pin	A D D 14/0	OUT	1.77	100
1	16	14	9	8	ADR_WS	OUT	LV	ADR word strobe
3	- 15	- 13	8	7	NC ADR DA	OUT	LV	Not connected ADR Data Output
4	14	12	7	6	I2S DA IN1	IN	LV	I ² S1 data input
5	13	11	6	5	I2S_DA_INT	OUT	LV	I ² S data output
6	12	10	5	4	12S_DA_001	IN/OUT	LV	I ² S word strobe
7	11	9	4	3	I2S CL	IN/OUT	LV	I ² S clock
8	10	8	3	2	I2C DA	IN/OUT	OBL	I ² C data
9	9	7	2	1	I2C CL	IN/OUT	OBL	I ² C clock
10	8	-	1	64	NC		LV	Not connected
11	7	6	80	63	STANDBYQ	IN	OBL	Stand-by (low-active)
12	6	5	79	62	ADR_SEL	IN	OBL	I ² C bus address select
13	5	4	78	61	D_CTR_I/O_0	IN/OUT	LV	D_CTR_I/O_0
14	4	3	77	60	D_CTR_I/O_1	IN/OUT	LV	D_CTR_I/O_1
15	3	-	76	59	NC		LV	Not connected
16	2	-	75	58	NC NC		LV	Not connected
17	-	-	-	-	NC		LV	Not connected Audio clock output
18	1	2	74	57	AUD_CL_OUT	OUT	LV	(18.432 MHz)
19	64	1 50	73	56	TP VEAL OUT	OUT	LV	Test pin
20	63 62	52 51	72 71	55 54	XTAL_OUT XTAL IN	OUT	OBL OBL	Crystal oscillator Crystal oscillator
22	61	50	70	53	TESTEN	IN	OBL	Test pin
	01	30	70	33	ILGILIN	IIN		IF Input 2 (can be left
23	60	49	69	52	ANA_IN2+	IN	AVSS via 56 pF/LV	vacant, only if IF input 1 is also not in use)
24	59	48	68	51	ANA_IN-	IN	AVSS via 56 pF/LV	IF common (can be left vacant, only if IF input 1 is also not in use)
25	58	47	67	50	ANA IN1+	IN	LV	IF input 1
26	57	46	66	49	AVSUP		OBL	Analog power supply 5V
-	-	-	65	-	AVSUP		OBL	Analog power supply 5V
-	-	-	64	-	NC		LV	Not connected
-	-	-	63	-	NC		LV	Not connected
27	56	45	62	48	AVSS		OBL	Analog ground
-	-	-	61	-	AVSS	18.1	OBL	Analog ground
28	55	44	60 59	47	MONO_IN NC	IN	LV	Mono input Not connected
29	54	43	58	46	VREFTOP		OBL	Reference voltage IF A/D
	50					18.1		converter
30	53	42	57	45	SC1_IN_R	IN	LV	SCART 1 input, right
31 32	52 51	41	56 55	44	SC1_IN_L ASG1	IN	AHVSS	SCART 1 input, left Analog Shield Ground 1
33	50	40	54	42	SC2 IN R	IN	LV	SCART 2 input, right
34	49	39	53	41	SC2 IN L	IN	LV	SCART 2 input, light
35	48	-	52	40	ASG2		AHVSS	Analog Shield Ground 2
36	47	38	51	39	SC3 IN R	IN	LV	SCART 3 input, right
37	46	37	50	38	SC3_IN_L	IN	LV	SCART 3 input, left
38	45	-	49	37	ASG4		AHVSS	Analog Shield Ground 4
39	44	-	48	36	SC4_IN_R	IN	LV	SCART 4 input, right
40	43	-	47	35	SC4_IN_L	IN	LV	SCART 4 input, left
41	-	-	46	-	NC		LV or AHVSS	Not connected
42	42	36	45	34	AGNDC		OBL	Analog reference voltage
43	41	35	44	33	AHVSS		OBL	Analog ground
-	-	-	43	-	AHVSS		OBL	Analog ground
-	-	-	42 41	-	NC NC		LV	Not connected Not connected
44	40	34	41	32	CAPL M		OBL	Volume capacitor MAIN
45	39	33	39	31	AHVSUP		OBL	Analog power supply 8V
46	38	32	38	30	CAPL A		OBL	Volume capacitor AUX
47	37	31	37	29	SC1 OUT L	OUT	LV	SCART output 1, left
48	36	30	36	28	SC1 OUT R	OUT	LV	SCART output 1, right
49	35	29	35	27	VREF1		OBL	Reference ground 1
50	34	28	34	26	SC2_OUT_L	OUT	LV	SCART output 2, left
51	33	27	33	25	SC2_OUT_R	OUT	LV	SCART output 2, right
52	-	-	32	-	NC		LV	Not connected
53	32	-	31	24	NC	1	LV	Not connected

54	31	26	30	23	DACM_SUB	OUT	LV	Subwoofer output
55	30	-	29	22	NC		LV	Not connected
56	29	25	28	21	DACM_L	OUT	LV	Loudspeaker out, left
57	28	24	27	20	DACM_R	OUT	LV	Loudspeaker out, right
58	27	23	26	19	VREF2		OBL	Reference ground 2
59	26	22	25	18	DACA_L	OUT	LV	Headphone out, left
60	25	21	24	17	DACA_R	OUT	LV	Headphone out, right
-	-	-	23	-	NC		LV	Not connected
-	-	-	22	-	NC		LV	Not connected
61	24	20	21	16	RESETQ	IN	OBL	Power-on-reset
62	23	-	20	15	NC		LV	Not connected
63	22	-	19	14	NC		LV	Not connected
64	21	19	18	13	NC		LV	Not connected
65	20	18	17	12	I2S_DA_IN2	IN	LV	I ² S2-data input
66	19	17	16	11	DVSS		OBL	Digital ground
-	-	-	15	-	DVSS		OBL	Digital ground
-	-	-	14	-	DVSS		OBL	Digital ground
67	18	16	13	10	DVSUP		OBL	Digital power supply 5V
-	-	-	12	-	DVSUP		OBL	Digital power supply 5V
-	-	-	11	-	DVSUP		OBL	Digital power supply 5V
68	17	15	10	9	ADR_CL	OUT	LV	ADR clock

12.14. M29W040B


12.14.1. Description

The M29W040B is a 4 Mbit (512Kb x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The M29W040B is fully backward compatible with the M29W040. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are writ-ten to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards. Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

12.14.2. Features

- SINGLE 2.7 to 3.6V SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- ACCESS TIME: 55ns
- PROGRAMMING TIME
 - 10µs per Byte typical8
- UNIFORM 64 Kbytes MEMORY BLOCKS
- PROGRAM/ERASE CONTROLLER
 - Embedded Byte Program algorithm
 - Embedded Multi-Block/Chip Erase algorithm
 - Status Register Polling and Toggle Bits
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
 - Faster Production/Batch Programming
- LOW POWER CONSUMPTION
 - Standby and Automatic Standby
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- 20 YEARS DATA RETENTION
 - Defectivity below 1 ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h

12.14.3. Pin Descriptions



A0-A18	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
Vcc	Supply Voltage
V _{SS}	Ground

12.15. MC33202


12.15.1. General Description

The MC33201/2/4 family of operational amplifiers provide rail-to-rail operation on both the input and output. The inputs can be driven as high as 200mV beyond the supply rails without phase reversal on the outputs, and the output can swing within 50mV of each rail. This rail-to-rail operation enables the user to make full use of the supply voltage range available. It is designed to work at very low supply voltages (±0.9V) yet can operate with a supply of up to +12V and ground. Output current boosting techniques provide a high output current capability while keeping the drain current of the amplifier to a minimum. Also, the combination of low noise and distortion with a high slew rate and drive capability make this an ideal amplifier for audio applications.

12.15.2. Features

- Low Voltage, Single Supply Operation (+1.8V and Ground to +12V and Ground)
- Input Voltage Range Includes both Supply Rails
- Output Voltage Swings within 50 mV of both Rails
- No Phase Reversal on the Output for Over-driven Input Signals
- High Output Current (ISC = 80mA, Typ)
- Low Supply Current (ID = 0.9mA, Typ)
- 600Ω Output Drive Capability
- Extended Operating Temperature Ranges (-40° to +105°C and -55° to +125°C)
- Typical Gain Bandwidth Product = 2.2MHz
- Pb-Free Packages are Available

12.15.3. Pin Connections



12.16. PCF8574


12.16.1. General Description

The PCF8574 is a silicon CMOS circuit. It provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I^2C). The device consists of an 8-bit quasi-bidirectional port and an I^2C -bus interface. The PCF8574 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I^2C -bus. This means that the PCF8574 can remain a simple slave device.

12.16.2. Features

- Operating supply voltage 2.5 to 6V
- Low standby current consumption of 10 µA maximum
- I²C to parallel port expander
- Open-drain interrupt output
- 8-bit remote I/O port for the I²C-bus
- Compatible with most microcontrollers
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with PCF8574A)
- DIP16, or space-saving SO16 or SSOP20 packages.

12.16.3. **Pinning**



SYMBOL	PI	N	DESCRIPTION		
STWBUL	DIP16; SO16	SSOP20	DESCRIPTION		
A0	1	6	address input 0		
A1	2	7	address input 1		
A2	3	9	address input 2		
P0	4	10	quasi-bidirectional I/O 0		
P1	5	11	quasi-bidirectional I/O 1		
P2	6	12	quasi-bidirectional I/O 2		
P3	7	14	quasi-bidirectional I/O 3		
V _{SS}	8	15	supply ground		
P4	9	16	quasi-bidirectional I/O 4		
P5	10	17	quasi-bidirectional I/O 5		
P6	11	19	quasi-bidirectional I/O 6		
P7	12	20	quasi-bidirectional I/O 7		
ĪNT	13	1	interrupt output (active LOW)		
SCL	14	2	serial clock line		
SDA	15	4	serial data line		
V_{DD}	16	5	supply voltage		
n.c.	_	3	not connected		
n.c.	_	8	not connected		
n.c.	_	13	not connected		
n.c.	_	18	not connected		

12.17. TSOP1836

12.17.1. Description

The TSOP18.— series are miniaturized receivers for infrared remote control systems. PIN diode and preamplifier are assembled on lead frame, the epoxy package is designed as IR filter. Carrier frequency for TSOP1836 is 36kHz.

The demodulated output signal can directly be decoded by a microprocessor. The main benefit is the reliable function even in disturbed ambient and the protection against uncontrolled output pulses.

12.17.2. Features

- Photo detector and preamplifier in one package
- Internal filter for PCM frequency
- TTL and CMOS compatibility
- Output active low
- Improved shielding against electrical field disturbance
- Suitable burst length 6 cycles/burst


Special Features

- Small size package
- · Enhanced immunity against all kinds of disturbance light
- No occurrence of disturbance pulses at the output
- Short settling time after power on (<200mS)

12.18. PI5V330

12.18.1. General Description

The PI5V330 is well suited for video applications when switching composite or RGB analogue. A picture-in-picture application will be described in this brief. The pixel-rate creates video overlays so two or more pictures can be viewed at the same time. An inexpensive NTSC titler can be implemented by superimposing the output of a character generator on a standard composite video background.



12.19. SDA55XX (SDA5550)

12.19.1. General description

The SDA55XX is a single chip teletext decoder for decoding World System Teletext data as well as Video Programming System (VPS), Program Delivery Control (PDC), and Wide Screen Signalling (WSS) data used for PAL plus transmissions (Line 23). The device also supports Closed caption acquisition and decoding. The device provides an integrated general-purpose, fully 8051-compatible Microcontroller with television specific hardware features. Microcontroller has been enhanced to provide powerful features such as memory banking, data pointers, and additional interrupts etc. The on-chip display unit for displaying Level 1.5 teletext data can also be used for customer defined on screen displays. Internal XRAM consists of up to16 Kbytes. Device has an internal ROM of up to 128 KBytes. ROMless versions can access up to 1 MByte of external RAM and ROM. The SDA55XX supports a wide range of standards including PAL, NTSC and contains a digital slicer for VPS, WSS, PDC, TTX and Closed Caption, an accelerating acquisition hardware module, a display generator for Level 1.5 TTX data and powerful On screen Display capabilities based on parallel attributes, and Pixel oriented characters (DRCS).

The 8-bit Microcontroller runs at 360ns. cycle time (min.). Controller with dedicated hardware does most of the internal TTX acquisition processing, transfers data to/from external memory interface and receives/ transmits data via I²C-firmware user-interface. The slicer combined with dedicated hardware stores TTX data in a VBI buffer of 1 Kilobyte. The Microcontroller firmware performs all the acquisition tasks (hamming and parity-checks, page search and evaluation of header control bits) once per field. Additionally, the firmware can provide high-end Teletext features like Packet-26-handling, FLOF, TOP and list-pages. The interface to user software is optimized for minimal overhead. SDA55XX is realized in 0.25 micron technology with 2.5V supply voltage and 3.3V I/O (TTL compatible). The software and hardware development environment (TEAM) is available to simplify and speed up the development of the software and On Screen Display. TEAM stands for TVT Expert Application Maker. It improves the TV controller software quality in following aspects:

- Shorter time to market
- Re-usability
- Target independent development
- Verification and validation before targeting
- General test concept
- Graphical interface design requiring minimum programming and controller know how.
- Modular and open tool chain, configurable by customer.

12.20. Sil 9993

12.20.1. General Description

The Sil 9993 is the first generation of PanelLink receivers that are designed for the HDMI 1.0 (High Definition Multimedia Interface) specification. DTVs, plasma displays, LCD TVs and projectors can now provide the purest level of protected digital audio/video over a simple, low cost cable. Backwards compatibility with DVI 1.0 allows HDMI systems to connect to any DVI 1.0 host (DVD players, HD set top boxes, D-VHS players and receivers, PC). The Sil 9993 incorporates a flexible audio and video interface. The receiver can connect to RGB input and output YCbCr using an integrated color space converter. This allows full backward compatibility to DVI, and interfaces to all major video processors. A S/PDIF port can output PCM encoded data as well as Dolby Digital, DTS and all other formats capable of being sent over S/PDIF. A 2-channel I2S port outputs data converted from S/PDIF. The Sil 9993 comes pre-programmed with HDCP keys, greatly simplifying the manufacturing process, lowering costs, all the while providing the highest level of HDCP key security. Silicon Image's PanelLink receivers use the latest generation of PanelLink TMDS core technology. These PanelLink cores pass all HDMI compliancy tests.

12.20.2. Features

- HDMI 1.0 and DVI 1.0 compliant receiver
- Integrated PanelLink core supports DTV resolutions (480i/576i/480p/576p/720p/1080i)
- Digital video interface supports video processors:

- o 24-bit RGB 4:4:4
- o 24-bit YCbCr 4:4:4
- o 16/20/24-bit YCbCr 4:2:2
- o 8/10/12-bit YCbCr 4:2:2 embedded syncs
- Analog RGB and YPbPr output:
 - o 10-bit DAC
 - o Separate or Composite Syncs (Sync on G)
- S/PDIF output supports PCM, Dolby Digital, DTS digital audio transmission (32-48kHz Fs) using IEC 60958 and IEC 61937.
- Programmable I²S interface for connection to low-cost audio DACs.
- Integrated HDCP decryption engine for receiving protected audio and video content
- Pre-programmed HDCP keys provide highest level of key security, simplifies manufacturing
- Programmable registers via slave I²C interface
- 3.3V operation in 100-pin TQFP package
- Flexible power management

12.21. SN74CB3Q3305


12.21.1. General Description

The SN74CB3Q3305 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3305 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

12.21.2. Features

- High-Bandwidth Data Path (Up To 500MHz)
- 5V Tolerant I/Os with Device Powered-Up or Powered-Down
- Low and Flat ON-State Resistance (r_{on}) Characteristics Over Operating Range (r_{on} = 3 Ω Typical)
- Rail-to-Rail Switching on Data I/O Ports
 - 0- to 5V Switching With 3.3V VCC
 - 0- to 3.3V Switching With 2.5V VCC
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 3.5pF Typical)
- Fast Switching Frequency (for = 20MHz Max)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (ICC = 0.25mA Typical)
- VCC Operating Range From 2.3V to 3.6V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5V)
- Control Inputs Can be Driven by TTL or 5V/3.3V CMOS Outputs
- ullet I off Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA PerJESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000V Human-Body Model (A114-B, Class II)
 - 1000V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating

12.21.3. Pin Connections



12.22. ST24LC21


12.22.1. Description

The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits. This device can operate in two modes: Transmit Only mode and I²C bidirectional mode. When powered, the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK. The device will switch to the I²C bidirectional mode upon the falling edge of the signal applied on SCL pin. The ST24LC21 can not switch from the I²C bidirectional mode to the Transmit Only mode (except when the power supply is removed). The device operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.


12.22.2. Features

- 1 million Erase/Write cycles
- 40 years data retention
- 2.5V to 5.5V single supply voltage
- 400k Hz compatibility over the full range of supply voltage
- Two wire serial interface I²C bus compatible
- Page Write (Up To 8 Bytes)
- · Byte, random and sequential read modes
- Self timed programming cycle
- Automatic address incrementing
- · Enhanced ESD/Latch up
- Performances

12.22.3. Pin connections



DIP Pin connections



CO Pin connections

NC: Not connected Signal names

SDA	Serial data Address Input/Output	
SCL Serial Clock (I ² C mode)		
V _{cc}	Supply voltage	
V _{ss}	Ground	
VCLK	Clock transmit only mode	

12.23. LM2576

12.23.1. General Description

The LM2576 series of regulators are monolithic integrated circuits ideally suited for easy and convenient design of a step-down switching regulator (buck converter). All circuits of this series are capable of driving a 3.0A load with excellent line and load regulation.

These devices are available in fixed output voltages of 3.3V, 5.0V, 12V, 15V, and an adjustable output version. These regulators were designed to minimize the number of external components to simplify the power supply design. Standard series of inductors optimized for use with the LM2576 are offered by several different inductor manufacturers.

Since the LM2576 converter is a switch-mode power supply, its efficiency is significantly higher in comparison with popular three-terminal linear regulators, especially with higher input voltages. In many


cases, the power dissipated is so low that no heatsink is required or its size could be reduced dramatically.

The LM2576 features include a guaranteed ±4% tolerance on output voltage within specified input voltages and output load conditions, and ±10% on the oscillator frequency (±2% over 0°C to 125°C). External shutdown is included, featuring 80mA (typical) standby current. The output switch includes cycle—by—cycle current limiting, as well as thermal shutdown for full protection under fault conditions.

12.23.2. Features

- 3.3V, 5.0V, 12V, 15V, and Adjustable Output Versions
- Adjustable Version Output Voltage Range, 1.23 to 37V ±4% Maximum Over Line and Load Conditions
- Guaranteed 3.0A Output Current
- Wide Input Voltage Range
- Requires Only 4 External Components
- 52kHz Fixed Frequency Internal Oscillator
- TTL Shutdown Capability, Low Power Standby Mode
- High Efficiency
- Uses Readily Available Standard Inductors
- Thermal Shutdown and Current Limit Protection
- · Moisture Sensitivity Level (MSL) Equals 1

12.23.3. Pin description



12.24. MC34063


12.24.1. Description

The MC34063A Series is a monolithic control circuit containing the primary functions required for DC–to–DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step–Down and Step–Up and Voltage–Inverting applications with a minimum number of external components.

12.24.2. Features

- Operation from 3.0V to 40V Input
- Low Standby Current
- Current Limiting
- Output Switch Current to 1.5A
- Output Voltage Adjustable
- Frequency Operation to 100kHz
- Precision 2% Reference

12.24.3. Pin connections



12.25, TDA1308

12.25.1. General Description

The TDA1308 is an integrated class AB stereo headphone driver contained in an SO8 or a DIP8 plastic package. The device is fabricated in a 1mm CMOS process and has been primarily developed for portable digital audio applications.

12.25.2. Features

- Wide temperature range
- No switch ON/OFF clicks
- Excellent power supply ripple rejection
- · Low power consumption
- · Short-circuit resistant
- · High performance
- · high signal-to-noise ratio
- · High slew rate
- Low distortion
- · Large output voltage swing.

12.25.3. **Pinning**

SYMBOL	PIN	DESCRIPTION	PIN VALUE
OUTA	1	Output A (Voltage swing)	Min: 0.75V, Max: 4.25V
INA(neg)	2	Inverting input A	Vo(clip): Min: 1400mVrms
INA(pos)	3	Non-inverting input A	2.5V
Vss	4	Negative supply	0V
INB(pos)	5	Non-inverting input B	2.5V
INB(neg)	6	Inverting input B	Vo(clip): Min: 1400mVrms
OUTB	7	Output B (Voltage swing)	Min: 0.75V, Max: 4.25V
V_{DD}	8	Positive supply	5V, Min: 3.0V, Max: 7.0V

12.26. TDA9886

12.26.1. General Description

The TDA9886 is an alignment-free multistandard (PAL, SECAM and NTSC) vision and sound IF signal PLL demodulator for positive and negative modulation, including sound AM and FM processing.

12.26.2. Features

- 5V supply voltage
- Gain controlled wide-band Vision Intermediate Frequency (VIF) amplifier (AC-coupled)

- Multistandard true synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
- · Gated phase detector for L/L accent standard
- Fully integrated VIF Voltage Controlled Oscillator (VCO), alignment-free; frequencies switchable for all negative and positive modulated standards via I²C-bus
- Digital acquisition help, VIF frequencies of 33.4, 33.9, 38.0, 38.9, 45.75 and 58.75 MHz
- 4 MHz reference frequency input [signal from Phase-Locked Loop (PLL) tuning system] or operating as crystal oscillator
- VIF Automatic Gain Control (AGC) detector for gain control, operating as peak sync detector for negative modulated signals and as a peak white detector for positive modulated signals
- Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analogue converter; AFC bits via I²C -bus readable
- TakeOver Point (TOP) adjustable via I²C-bus or alternatively with potentiometer
- Fully integrated sound carrier trap for 4.5, 5.5, 6.0 and 6.5 MHz, controlled by FM-PLL oscillator
- Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode (PLL controlled)
- SIF AGC for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode and in intercarrier mode, switchable via I²C-bus
- AM demodulator without extra reference circuit
- Alignment-free selective FM-PLL demodulator with high linearity and low noise
- I2C-bus control for all functions
- I²C-bus transceiver with pin programmable Module Address (MAD).

12.26.3. **Pinning**

SYMBOL	PIN	DESCRIPTION	
VIF1	1	VIF differential input 1	
VIF2	2	VIF differential input 2	
OP1	3	output 1 (open-collector)	
FMPLL	4	FM-PLL for loop filter	
DEEM	5	de-emphasis output for capacitor	
AFD	6	AF decoupling input for capacitor	
DGND	7	digital ground	
AUD	8	audio output	
TOP	9	tuner AGC TakeOver Point (TOP)	
SDA	10	I ² C-bus data input/output	
SCL	11	I ² C-bus clock input	
SIOMA	12	sound intercarrier output and MAD select	
n.c.	13	not connected	
TAGC	14	tuner AGC output	
REF	15	4 MHz crystal or reference input	
VAGC	16	VIF-AGC for capacitor; note 1	
CVBS	17	video output	
AGND	18	analog ground	
VPLL	19	VIF-PLL for loop filter	
V_P	20	supply voltage (+5 V)	
AFC	21	AFC output	
OP2	22	output 2 (open-collector)	
SIF1	23	SIF differential input 1	
SIF2	24	SIF differential input 2	

12.27. TPA3004D2

12.27.1. General Description

The TPA3004D2 is a 12-W (per channel) efficient, Class-D audio amplifier for driving bridged-tied stereo speakers. The TPA3004D2 can drive stereo speakers as low as 4 Ω . The high efficiency of the TPA3004D2 eliminates the need for external heatsinks when playing music.


Stereo speaker volume is controlled with a dc voltage applied to the volume control terminal offering a range of gain from –40 dB to 36 dB. Line outputs, for driving external headphone amplifier inputs, are also dc voltage controlled with a range of gain from –56 dB to 20 dB.

An integrated 5-V regulated supply is provided for powering an external headphone amplifier.

12.27.2. Features

- 12-W/Ch Into an 8- Ω Load From 15-V Supply
- Efficient, Class-D Operation Eliminates Heatsinks and Reduces Power Supply Requirements
- 32-Step DC Volume Control From -40 dB to 36 dB
- Line Outputs For External Headphone Amplifier With Volume Control
- Regulated 5-V Supply Output for Powering TPA6110A2
- Space-Saving, Thermally-Enhanced PowerPAD[™] Packaging
- Thermal and Short-Circuit Protection.

12.27.3. **Pinning**



TERMINAL NO. NAME		I/O	DESCRIPTION	
AGND	26	_	Analog ground for digital/analog cells in core	
AVCC	33	_	High-voltage analog power supply (8.5 V to 18 V)	
AVDD	29	0	5-V Regulated output capable of 100-mA output	
AV _{DD} REF	7	0	5-V Reference output—provided for connection to adjacent VREF terminal.	
BSLN	13	1/0	Bootstrap I/O for left channel, negative high-side FET	
BSLP	24	1/0	Bootstrap I/O for left channel, positive high-side FET	
BSRN	48	1/0	Bootstrap I/O for right channel, negative high-side FET	
BSRP	37	1/0	Bootstrap I/O for right channel, negative high-side FET	
COSC	28	1/0	I/O for charge/discharging currents onto capacitor for ramp generator triangle wave biased at V2P5	
FADE	30	I	Input for controlling volume ramp rate. A logic low on this pin places the amplifier in fade mode. A logic high on this pin allows a quick transition to the desired volume setting when cycling SD or during power-up.	
LINN	6	ı	Negative differential audio input for left channel	
LINP	5	1	Positive differential audio input for left channel	
LOUTN	16, 17	0	Class-D 1/2-H-bridge negative output for left channel	
LOUTP	20, 21	0	Class-D 1/2-H-bridge positive output for left channel	
MODE	34	_	Input for MODE control. A logic high on this pin places the amplifier in the variable output mode and the Class-D outputs are disabled. A logic low on this pin places the amplifier in the Class-D mode and Class-D stereo outputs are enabled. Variable outputs (VAROUTL and VAROUTR) are still enabled in Class-D mode to be used as line-level outputs for external amplifiers.	
MODE_OUT	35	0	Output for control of the variable output amplifiers. When the MODE pin (34) is a logic high, the MODE_OUT pin is driven low. When the MODE pin (34) is a logic low, the MODE_OUT pin is driven high. This pin is intended for MUTE control of an external headphone amplifier. Leave unconnected when not used for headphone amplifier control.	
PGNDL	18, 19	-	Power ground for left channel H-bridge	
PGNDR	42, 43	-	Power ground for right channel H-bridge	
PVCCL	14, 15	-	Power supply for left channel H-bridge (tied to pins 22 and 23 internally), not connected to PVCCR or AVCC.	
PVCCL	22, 23	-	Power supply for left channel H-bridge (tied to pins 14 and 15 internally), not connected to PVCCR or AVCC.	
PVCCR	38,39	-	Power supply for right channel H-bridge (tied to pins 46 and 47 internally), not connected to PVCCL or AVCC.	
PVCCR	46, 47	-	Power supply for right channel H-bridge (tied to pins 38 and 39 internally), not connected to PVCCL or AVCC.	
REFGND	12	-	Ground for gain control circuitry. Connect to AGND. If using a DAC to control the volume, connect the DAC ground to this terminal.	
RINP	3	ı	Positive differential audio input for right channel	
RINN	2	- 1	Negative differential audio input for right channel	
ROSC	27	I/O	Current setting resistor for ramp generator. Nominally equal to 1/8*V _{CC}	
ROUTN	44, 45	0	Class-D 1/2-H-bridge negative output for right channel	
ROUTP	40, 41	0	Class-D 1/2-H-bridge positive output for right channel	
SD	1	- 1	Shutdown signal for IC (low = shutdown, high = operational). TTL logic levels with compliance to VCC.	
VARDIFF	9	I	DC voltage to set the difference in gain between the Class-D and VAROUT outputs. Connect to GND or AVDDREF if VAROUT outputs are unconnected.	
VARMAX	10	I	DC voltage that sets the maximum gain for the VAROUT outputs. Connect to GND or AVDDREF if VAROUT outputs are unconnected.	
VAROUTL	31	0	Variable output for left channel audio. Line level output for driving external HP amplifier.	
VAROUTR	32	0	Variable output for right channel audio. Line level output for driving external HP amplifier.	
VCLAMPL	25	-	Internally generated voltage supply for left channel bootstrap capacitors.	
VCLAMPR	36	-	Internally generated voltage supply for right channel bootstrap capacitors.	
		-	7.5	
VOLUME	11	<u> </u>	DC voltage that sets the gain of the Class-D and VAROUT outputs.	
VREF	8	1	Analog reference for gain control section.	
V2P5	4	0	2.5-V Reference for analog cells, as well as reference for unused audio input when using single-ended inputs.	
_	Thermal Pad	-	Connect to AGND and PGND—should be center point for both grounds.	

12.28. µPA672T


12.28.1. General Description

The μ PA672T is a super-mini-mold device provided with two MOS FET elements. It achieves high-density mounting and saves mounting costs.

12.28.2. Features

- Two MOS FET circuits in package the same size as SC-70
- · Automatic mounting supported

12.28.3. Pin Connection



12.29. VPC3230D

12.29.1. General Description

The VPC 323xD is a high-quality, single-chip video front-end, which is targeted for 4:3 and 16:9, 50/60-Hz and 100/120 Hz TV sets. It can be combined with other members of the DIGIT3000 IC family (such as DDP 331x) and/or it can be used with 3rd-party products.

The main features of the VPC 323xD are

- high-performance adaptive 4H comb filter Y/C separator with adjustable vertical peaking
- multi-standard colour decoder PAL/NTSC/SECAM including all substandards
- four CVBS, one S-VHS input, one CVBS output
- two RGB/YCr Cb component inputs, one Fast Blank (FB) input
- integrated high-quality A/D converters and associated clamp and AGC circuits
- multi-standard sync processing
- linear horizontal scaling (0.25 ... 4), as well as non-linear horizontal scaling 'Panorama-vision'
- PAL+ preprocessing
- line-locked clock, data and sync, or 656-output interface
- peaking, contrast, brightness, color saturation and tint for RGB/ YC r C b and CVBS/ S-VHS
- high-quality soft mixer controlled by Fast Blank
- PIP processing for four picture sizes (1/4, 1/9, 1/16 or 1/36 of normal size) with 8-bit resolution
- 15 predefined PIP display configurations and expert mode (fully programmable)
- · control interface for external field memory
- I²C-bus interface
- one 20.25-MHz crystal, few external components
- 80-pin PQFP package

12.29.2. Pin Connections and Short Descriptions

NC = not connected

LV = if not used, leave vacant

X = obligatory; connect as described in circuit diagram SUPPLYA = 4.75...5.25 V, SUPPLYD = 3.15...3.45 V

Pin No. PQFP 80-pin	Pin Name	Туре	Connection (if not used)	Short Description
1	B1/CB1IN	IN	VREF	Blue1/Cb1 Analog Component Input
2	G1/Y1IN	IN	VREF	Green1/Y1 Analog Component Input
3	R1/CR1IN	IN	VREF	Read1/Cr1 Analog Component Input
4	B2/CB2IN	IN	VREF	Blue2/Cb2 Analog Component Input

Section Se	_	OOA/OINI	LINI	LVDEE	0
7 ASSE Y. Or GNDo, P. FRSTWIN IN LV or GNDo, P. FISC Reset Wittle Input 9 V _{Sumes} OUT X Digital Decoupling Circuitry Supply Voltage Digital Circuitry 10 V _{Sume} SUPPLYD X Supply Voltage, Digital Circuitry 11 GNDo SUPPLYD X Ground, Digital Circuitry 12 GNDo SUPPLYD X Ground, Digital Circuitry 13 SCL INVOUT X P. College 14 SDA INVOUT X P. College 15 RESQ IN X Reset Input, Active Low 16 TEST IN GNDo Test Pim, connect to GNDo 17 VGAV IN GNDo VGAV Input 18 YCOCQ IN GNDo YGAV Input 19 FFIE OUT LV FIFO Input Enable Input, Active Low 20 FFRET OUT LV FIFO Reset WriterRead 21 FFRESTW OUT LV FIFO Reset W	5	G2/Y2IN	IN	VREF	Green2/Y2 Analog Component Input
FFRSTMIN			IN		
9 V _{Sunce} OUT X Digital Decoupling Circuitry Supply Voltage (piglat Circuitry) 10 V _{Supc} SUPPLYD X Ground, Digital Circuitry 11 GND ₂ SUPPLYD X Ground, Digital Circuitry 13 SCL IN/OUT X Digital Decoupling Circuitry GND 14 SDA IN/OUT X I'C Bus Data 15 RESQ IN X Reset Input, Active Low 16 TEST IN GND ₂ Test Pin, connect to GND ₂ 17 VGAV IN GND ₂ Test Pin, connect to GND ₂ 18 YCOEQ IN GND ₂ YSOA'Input 19 FFIE OUT LV FIFO Input Enable Input, Active Low 20 FFRE OUT LV FIFO Reset Write/Read 21 FFRSTW OUT LV FIFO Reset Write/Read 22 FFRE OUT LV FIFO Output Enable Input, Active Low 23 FFOE OUT LV <	-				
10					
11					Digital Decoupling Circuitry Supply Voltage
12					Supply Voltage, Digital Circuitry
SCL					
15				X	
15					
TEST					
17					Reset Input, Active Low
18	16	TEST	IN	GND_D	
FFIE		VGAV	IN	GND_D	VGAV Input
FFWE	18	YCOEQ	IN	GND_D	Y/C Output Enable Input, Active Low
FFWE	19	FFIE	OUT	LV	
PERSTW	20	FFWE	OUT	LV	
FFRE			OUT	LV	
FFOE					
CLK20					
SNDPA					
26					
LLC2					
28					
Yesumuc					
SUPPLYD X					
31		VSUPLLC			
32 Y6 OUT GND _Y Picture Bus Luma 33 Y5 OUT GND _Y Picture Bus Luma 34 Y4 OUT GND _Y Picture Bus Luma 35 GND _Y SUPPLYD X Ground, Luma Output Circuitry 36 V _{SuPY} SUPPLYD X Supply Voltage, Luma Output Circuitry 37 Y3 OUT GND _Y Picture Bus Luma 38 Y2 OUT GND _Y Picture Bus Luma 39 Y1 OUT GND _Y Picture Bus Luma 40 Y0 OUT GND _Y Picture Bus Luma 41 C7 OUT GND _Y Picture Bus Chroma (MSB) 41 C7 OUT GND _Y Picture Bus Chroma 42 C6 OUT GND _Y Picture Bus Chroma 43 C5 OUT GND _Y Picture Bus Chroma 45 V _{SuPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46					
33 Y5 OUT GND _Y Picture Bus Luma 34 Y4 OUT GND _Y Picture Bus Luma 35 GND _Y SUPPLYD X Ground, Luma Output Circuitry 36 V _{SUPY} SUPPLYD X Supply Voltage, Luma Output Circuitry 37 Y3 OUT GND _Y Picture Bus Luma 38 Y2 OUT GND _Y Picture Bus Luma 39 Y1 OUT GND _Y Picture Bus Luma 40 Y0 OUT GND _Y Picture Bus Luma 41 C7 OUT GND _Y Picture Bus Luma 42 C6 OUT GND _Y Picture Bus Chroma 43 C5 OUT GND _Y Picture Bus Chroma 44 C4 OUT <td></td> <td></td> <td></td> <td></td> <td></td>					
34					
35 GND _Y SUPPLYD X Ground, Luma Output Circuitry 36 V _{SUPY} SUPPLYD X Supply Voltage, Luma Output Circuitry 37 Y3 OUT GND _Y Picture Bus Luma 38 Y2 OUT GND _Y Picture Bus Luma 39 Y1 OUT GND _Y Picture Bus Luma 40 Y0 OUT GND _Y Picture Bus Luma 41 C7 OUT GND _Y Picture Bus Luma 41 C7 OUT GND _Y Picture Bus Chroma 42 C6 OUT GND _Y Picture Bus Chroma 43 C5 OUT GND _C Picture Bus Chroma 44 C4 OUT GND _C Picture Bus Chroma 45 V _{SUPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GND _C SUPPLYD X Supply Voltage, Chroma Output Circuitry 47 C3 OUT GND _C Picture Bus Chroma <tr< td=""><td></td><td></td><td></td><td></td><td></td></tr<>					
36 V _{SUPY} SUPPLYD X Supply Voltage, Luma Output Circuitry 37 Y3 OUT GND _Y Picture Bus Luma 38 Y2 OUT GND _Y Picture Bus Luma 39 Y1 OUT GND _Y Picture Bus Luma 40 Y0 OUT GND _Y Picture Bus Luma 41 C7 OUT GND _C Picture Bus Chroma 42 C6 OUT GND _C Picture Bus Chroma 43 C5 OUT GND _C Picture Bus Chroma 44 C4 OUT GND _C Picture Bus Chroma 45 V _{SUPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GND _C SUPPLYD X Supply Voltage, Chroma Output Circuitry 47 C3 OUT GND _C Picture Bus Chroma 48 C2 OUT GND _C Picture Bus Chroma 50 C0 OUT GND _C Picture Bus Chroma <					
37					
38 Y2 OUT GND _Y Picture Bus Luma 39 Y1 OUT GND _Y Picture Bus Luma 40 Y0 OUT GND _Y Picture Bus Luma (LSB) 41 C7 OUT GND _C Picture Bus Chroma (MSB) 42 C6 OUT GND _C Picture Bus Chroma 43 C5 OUT GND _C Picture Bus Chroma 44 C4 OUT GND _C Picture Bus Chroma 45 V _{SuPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GND _C SUPPLYD X Ground, Chroma Output Circuitry 47 C3 OUT GND _C Picture Bus Chroma 48 C2 OUT GND _C Picture Bus Chroma 49 C1 OUT GND _C Picture Bus Chroma 50 C0 OUT GND _C Picture Bus Chroma 51 GND _S SUPPLYD X Ground Sync Pad Circuitry 52 <td></td> <td></td> <td></td> <td></td> <td></td>					
39					
40 Y0 OUT GND _V Picture Bus Luma (LSB) 41 C7 OUT GND _C Picture Bus Chroma (MSB) 42 C6 OUT GND _C Picture Bus Chroma 43 C5 OUT GND _C Picture Bus Chroma 44 C4 OUT GND _C Picture Bus Chroma 45 V _{SUPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GND _C SUPPLYD X Ground, Chroma Output Circuitry 47 C3 OUT GND _C Picture Bus Chroma 48 C2 OUT GND _C Picture Bus Chroma 49 C1 OUT GND _C Picture Bus Chroma 50 C0 OUT GND _C Picture Bus Chroma 51 GND _{SY} SUPPLYD X Ground Sync Pad Circuitry 52 V _{SUPSY} SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 INTLC OUT LV Interlace Output					
41 C7 OUT GND _C Picture Bus Chroma (MSB) 42 C6 OUT GND _C Picture Bus Chroma 43 C5 OUT GND _C Picture Bus Chroma 44 C4 OUT GND _C Picture Bus Chroma 45 V _{SUPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GND _C SUPPLYD X Ground, Chroma Output Circuitry 47 C3 OUT GND _C Picture Bus Chroma 48 C2 OUT GND _C Picture Bus Chroma 49 C1 OUT GND _C Picture Bus Chroma 50 C0 OUT GND _C Picture Bus Chroma 51 GND _{SY} SUPPLYD X Ground Sync Pad Circuitry 52 V _{SUPSY} SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 INTLC OUT LV Active Video Output 54 AVO OUT LV Active Video Output <tr< td=""><td></td><td></td><td>OUT</td><td></td><td></td></tr<>			OUT		
42 C6 OUT GNDc Picture Bus Chroma 43 C5 OUT GNDc Picture Bus Chroma 44 C4 OUT GNDc Picture Bus Chroma 45 Vsupc SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GNDc SUPPLYD X Ground, Chroma Output Circuitry 47 C3 OUT GNDc Picture Bus Chroma 48 C2 OUT GNDc Picture Bus Chroma 49 C1 OUT GNDc Picture Bus Chroma 50 C0 OUT GNDc Picture Bus Chroma 51 GNDsy SUPPLYD X Ground Sync Pad Circuitry 52 Vsupsy SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 <t< td=""><td></td><td></td><td></td><td>GND_Y</td><td>Picture Bus Luma (LSB)</td></t<>				GND_Y	Picture Bus Luma (LSB)
43 C5 OUT GNDc Picture Bus Chroma 44 C4 OUT GNDc Picture Bus Chroma 45 V _{SUPC} SUPPLYD X Supply Voltage, Chroma Output Circuitry 46 GNDc SUPPLYD X Ground, Chroma Output Circuitry 47 C3 OUT GNDc Picture Bus Chroma 48 C2 OUT GNDc Picture Bus Chroma 50 C0 OUT GNDc Picture Bus Chroma 50 C0 OUT GNDc Picture Bus Chroma 51 GNDsy SUPPLYD X Ground Sync Pad Circuitry 52 V _{SUPSY} SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 INTLC OUT LV Interlace Output 54 AVO OUT LV Active Video Output 55 FSY/HC/HSYA OUT LV Front Sync/ Horizontal Clamp Pulse/Front-End 57 VS OUT LV Vertical Sync Pulse	41	C7	OUT	GND _C	Picture Bus Chroma (MSB)
44C4OUTGNDcPicture Bus Chroma45VSUPCSUPPLYDXSupply Voltage, Chroma Output Circuitry46GNDcSUPPLYDXGround, Chroma Output Circuitry47C3OUTGNDcPicture Bus Chroma48C2OUTGNDcPicture Bus Chroma49C1OUTGNDcPicture Bus Chroma (LSB)50C0OUTGNDcPicture Bus Chroma (LSB)51GNDsySUPPLYDXGround Sync Pad Circuitry52VsupsySUPPLYDXSupply Voltage, Sync Pad Circuitry53INTLCOUTLVInterlace Output54AVOOUTLVActive Video Output55FSYHC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59VstbyrSUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GNDD Not Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Shield GNDF65GNDFSUPPLYAXGround, Analog Front-End	42	C6	OUT	GND _C	Picture Bus Chroma
45V _{SUPC} SUPPLYDXSupply Voltage, Chroma Output Circuitry46GND _C SUPPLYDXGround, Chroma Output Circuitry47C3OUTGND _C Picture Bus Chroma48C2OUTGND _C Picture Bus Chroma49C1OUTGND _C Picture Bus Chroma50C0OUTGND _C Picture Bus Chroma (LSB)51GND _{SY} SUPPLYDXGround Sync Pad Circuitry52V _{SUPSY} SUPPLYDXSupply Voltage, Sync Pad Circuitry53INTLCOUTLVInterlace Output54AVOOUTLVActive Video Output55FSY/HC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVWain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59V _{STBYY} SUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GND _D Not Connected62XTAL1INXAnalog Crystal Output64ASGFXAnalog Shield GND _F 65GND _F SUPPLYAXGround, Analog Front-End	43	C5	OUT	GND _C	Picture Bus Chroma
VSUPC SUPPLYD X Supply Voltage, Chroma Output Circuitry	44	C4	OUT	GND _C	Picture Bus Chroma
46 GNDc SUPPLYD X Ground, Chroma Output Circuitry 47 C3 OUT GNDc Picture Bus Chroma 48 C2 OUT GNDc Picture Bus Chroma 49 C1 OUT GNDc Picture Bus Chroma 50 C0 OUT GNDc Picture Bus Chroma (LSB) 51 GNDsy SUPPLYD X Ground Sync Pad Circuitry 52 Vsupsy SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 INTLC OUT LV Interlace Output 54 AVO OUT LV Active Video Output 55 FSY/HC/HSYA OUT LV Front Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output 56 MSY/HS IN/OUT LV Vertical Sync Pulse 57 VS OUT LV Vertical Sync Pulse 58 FPDAT/VSYA IN/OUT LV Front End/Back-End Data/Front-End Vertical Sync Output 59 Vstbyy SUPPLYA X					
47 C3 OUT GNDc Picture Bus Chroma 48 C2 OUT GNDc Picture Bus Chroma 49 C1 OUT GNDc Picture Bus Chroma 50 C0 OUT GNDc Picture Bus Chroma (LSB) 51 GNDsy SUPPLYD X Ground Sync Pad Circuitry 52 Vsupsy SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 INTLC OUT LV Interlace Output 54 AVO OUT LV Active Video Output 55 FSY/HC/HSYA OUT LV Active Video Output 56 MSY/HS IN/OUT LV Main Sync/Horizontal Clamp Pulse/Front-End 57 VS OUT LV Vertical Sync Pulse 57 VS OUT LV Front End/Back-End Data/Front-End Vertical Sync Output 59 Vstbyry SUPPLYA X Standby Supply Voltage 60 CLK5 OUT LV CCU 5 MHz Clock Output 61 NC - LV or GNDp Not Connected					
48 C2 OUT GNDc Picture Bus Chroma 49 C1 OUT GNDc Picture Bus Chroma 50 C0 OUT GNDc Picture Bus Chroma (LSB) 51 GNDsy SUPPLYD X Ground Sync Pad Circuitry 52 Vsupsy SUPPLYD X Supply Voltage, Sync Pad Circuitry 53 INTLC OUT LV Interlace Output 54 AVO OUT LV Active Video Output 55 FSY/HC/HSYA OUT LV Front Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output 56 MSY/HS IN/OUT LV Main Sync/Horizontal Sync Pulse 57 VS OUT LV Vertical Sync Pulse 58 FPDAT/VSYA IN/OUT LV Front End/Back-End Data/Front-End Vertical Sync Output 59 Vstbyy SUPPLYA X Standby Supply Voltage 60 CLK5 OUT LV CCU 5 MHz Clock Output 61 NC - LV or GNDD Not Connected 62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GNDF 65 GNDF SUPPLYA X Ground, Analog Front-End					
49C1OUTGNDcPicture Bus Chroma50C0OUTGNDcPicture Bus Chroma (LSB)51GNDsySUPPLYDXGround Sync Pad Circuitry52VsupsySUPPLYDXSupply Voltage, Sync Pad Circuitry53INTLCOUTLVInterlace Output54AVOOUTLVActive Video Output55FSY/HC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59VstbyySUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GNDDNot Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Crystal Output64ASGFXAnalog Shield GNDF65GNDFSUPPLYAXGround, Analog Front-End					
50C0OUTGNDcPicture Bus Chroma (LSB)51GNDsySUPPLYDXGround Sync Pad Circuitry52VsupsySUPPLYDXSupply Voltage, Sync Pad Circuitry53INTLCOUTLVInterlace Output54AVOOUTLVActive Video Output55FSY/HC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59VstbyySUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GNDDNot Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Shield GNDF65GNDFSUPPLYAXGround, Analog Front-End					
51GNDsySUPPLYDXGround Sync Pad Circuitry52V _{SUPSY} SUPPLYDXSupply Voltage, Sync Pad Circuitry53INTLCOUTLVInterlace Output54AVOOUTLVActive Video Output55FSY/HC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59V _{STBYY} SUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GNDDNot Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Crystal Output64ASGFXAnalog Shield GNDF65GNDFSUPPLYAXGround, Analog Front-End					
52V _{SUPSY} SUPPLYDXSupply Voltage, Sync Pad Circuitry53INTLCOUTLVInterlace Output54AVOOUTLVActive Video Output55FSY/HC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59V _{STBYY} SUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GND _D Not Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Shield GND _F 65GND _F SUPPLYAXGround, Analog Front-End					
INTLC					
54AVOOUTLVActive Video Output55FSY/HC/HSYAOUTLVFront Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59VSTBYYSUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GNDD Not Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Crystal Output64ASGFXAnalog Shield GNDF65GNDFSUPPLYAXGround, Analog Front-End					
FSY/HC/HSYA OUT LV Front Sync/ Horizontal Clamp Pulse/Front-End Horizontal Sync Output Main Sync/Horizontal Sync Pulse IN/OUT LV Wain Sync/Horizontal Sync Pulse FPDAT/VSYA IN/OUT LV Vertical Sync Pulse FPDAT/VSYA IN/OUT LV Front End/Back-End Data/Front-End Vertical Sync Output SUPPLYA X Standby Supply Voltage CLK5 OUT LV CCU 5 MHz Clock Output NC - LV or GND _D Not Connected XTAL1 IN X Analog Crystal Input X Analog Crystal Output ASGF X Analog Shield GND _F GND _F SUPPLYA X Ground, Analog Front-End					
Horizontal Sync Output Solution Sync Sync Supply					
56MSY/HSIN/OUTLVMain Sync/Horizontal Sync Pulse57VSOUTLVVertical Sync Pulse58FPDAT/VSYAIN/OUTLVFront End/Back-End Data/Front-End Vertical Sync Output59VSTBYYSUPPLYAXStandby Supply Voltage60CLK5OUTLVCCU 5 MHz Clock Output61NC-LV or GNDDNot Connected62XTAL1INXAnalog Crystal Input63XTAL2OUTXAnalog Crystal Output64ASGFXAnalog Shield GNDF65GNDFSUPPLYAXGround, Analog Front-End	ວວ	FOT/HU/HOYA	001	LV	
57 VS OUT LV Vertical Sync Pulse 58 FPDAT/VSYA IN/OUT LV Front End/Back-End Data/Front-End Vertical Sync Output 59 V _{STBYY} SUPPLYA X Standby Supply Voltage 60 CLK5 OUT LV CCU 5 MHz Clock Output 61 NC - LV or GND _D Not Connected 62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End	E.C.	MOV/IIIO	INI/OUT	11/	
FPDAT/VSYA IN/OUT LV Front End/Back-End Data/Front-End Vertical Sync Output SUPPLYA X Standby Supply Voltage CLK5 OUT LV CCU 5 MHz Clock Output NC - LV or GND _D Not Connected XTAL1 IN X Analog Crystal Input X Analog Crystal Output ASGF X Analog Shield GND _F GND _F SUPPLYA X Ground, Analog Front-End					
59 V _{STBYY} SUPPLYA X Standby Supply Voltage 60 CLK5 OUT LV CCU 5 MHz Clock Output 61 NC - LV or GND _D Not Connected 62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End					
59 V _{STBYY} SUPPLYA X Standby Supply Voltage 60 CLK5 OUT LV CCU 5 MHz Clock Output 61 NC - LV or GND _D Not Connected 62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End	58	FPDAT/VSYA	IN/OUT	LV	
60 CLK5 OUT LV CCU 5 MHz Clock Output 61 NC - LV or GND _D Not Connected 62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End	50	1,7	OLIDE: XX	ļ ,,	
61 NC - LV or GND _D Not Connected 62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End					
62 XTAL1 IN X Analog Crystal Input 63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End					
63 XTAL2 OUT X Analog Crystal Output 64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End					
64 ASGF X Analog Shield GND _F 65 GND _F SUPPLYA X Ground, Analog Front-End					
65 GND _F SUPPLYA X Ground, Analog Front-End			OUT		
	65	GND _F	SUPPLYA	X	
	66	VRT			

67	I2CSEL	IN	Х	I ² C Bus Address Select
68	ISGND	SUPPLYA	Х	Signal Ground for Analog Input, connect to GND _F
69	V_{SUPF}	SUPPLYA	X	Supply Voltage, Analog Front-End
70	VOUT	OUT	LV	Analog Video Output
71	CIN	IN	LV	Chroma/Analog Video 5 Input
72	VIN1	IN	VRT	Video 1 Analog Input
73	VIN2	IN	VRT	Video 2 Analog Input
74	VIN3	IN	VRT	Video 3 Analog Input
75	VIN4	IN	VRT	Video 4 Analog Input
76	V_{SUPAI}	SUPPLYA	X	Supply Voltage, Analog Component Inputs Front-End
77	GND _{AI}	SUPPLYA	X	Ground, Analog Component Inputs Front-End
78	VREF	OUTPUT	X	Reference Voltage Top, Analog Component Inputs
				Front-End
79	FB1IN	IN	VREF	Fast Blank Input
80	AISGND	SUPPLYA	X	Signal Ground for Analog Component Inputs, connect to GND _{AI}

12.30. MAD4868A

12.30.1. General Description

The Micronas Audio Delay IC MAD 4868A acts as a delay line for TV audio and consumer audio applications. The IC is designed for synchronizing audio and video signals ensuring "Lip Sync" by delaying the audio signal with the same amount of time as the video signal is delayed in a TV's video processing.

For TV designs, independent signals for loudspeakers, headphones, and line-out or S/PDIF out must be provided, resulting in the need to delay six independent audio channels.


12.30.2. Features

- 32 k audio samples RAM:
- Total delay time of 680 ms at 48 kHz or 1020 ms at 32 kHz sampling rate
- 32/18-bit word width:
- 32-bit High-Resolution mode or 18-bit Standard mode
- Sampling rates from 32 kHz to 48 kHz for serial 8-channel mode are supported
- Sampling rates from 4 kHz to 192 kHz for parallel 2-channel mode are supported
- Memory allocation:
- MAD 4868A's memory can be allocated for 1... 8 audio channels. Delay time can be programmed for each channel individually.

12.30.3. Interfaces

- 8-channel Micronas I²S input and output:
- In combination with Micronas ICs (serial mode) (e.g. MSP 44/46xyK, MAS 35xyH), eight audio channels can be routed through MAD 4868A by using four lines only.
- 4x2-channel standard I²S inputs and outputs (paral lel mode) allow routing eight audio channels with sampling rates of 4... 192 kHz through MAD 4868A
- I²C control for delay time programming
- Address select to set one out of two available I²C addresses.

12.30.4. Pinning



Pin No.	Pin Name	Туре	Connection	Short Description
PMQFP44-1			(If not used)	
112	NC		LV	Not Connected
13	I2S_DEL_OUT2	OUT	OBL	I ² S data output channel 3 + 4
14	I2S_DEL_OUT3	OUT	OBL	I ² S data output channel 5 + 6
15	I2S_DEL_OUT4	OUT	OBL	I ² S data output channel 7 + 8
16	DVSUP2	SUP	DVSUP	Digital Power Supply
17	DVSS2	SUP	DVSS	Digital Ground
18	I2S_DEL_IN2	IN	OBL	I ² S data input channel 3 + 4
19	I2S_DEL_IN3	IN	OBL	I ² S data input channel 5 + 6
20	I2S_DEL_IN4	IN	OBL	I ² S data input channel 7 + 8
2133	NC		LV	Not Connected
34	RESETQ	IN	OBL	Power-On Reset (active low)
35	TEST	IN	DVSS	Test pin
36	DVSS1	SUP	DVSS	Digital Ground
37	DVSUP1	SUP	DVSUP	Digital Power Supply
38	I2S_DEL_WS	IN	OBL	I ² S word strobe input
39	I2S_DEL_CL	IN	OBL	I ² S clock input
40	I2S_DEL_IN1	IN	OBL	I ² S data input channel 1 + 2 or 18
41	I2S_DEL_OUT1	OUT	OBL	I ² S data output channel 1 + 2 or 18
42	ADR_SEL	IN	OBL	I ² C bus address select
43	I2C_DA	IN/OUT	OBL	I ² C Data
44	I2C_CL	IN/OUT	OBL	I ² C Clock

12.31. SVP-EX 59B

12.31.1. General Description

To improve the video quality of the PAL CVBS and HD video input, the all layer changed EX59 improve video sharpness function in HD channel and enhance the 3D PAL quality compared to EX52 Rev. D chips.

13. SERVICE MENU SETTINGS

To enter the service menu, first enter the MENU by pressing "button and then press the digits 4, 7, 2 and 5 respectively.

13.1. Service Menu Items

13.1.1. Picture Adjust

Source => All possible sources given with the chasis as a list. => Three items as a list; NATURAL, DYNAMIC, CINEMA Mode => Three items as a list; COOL, NORMAL, WARM Colour Temp Contrast => Slider Bar. Changing value between 0 to 63. => Slider Bar. Changing value between 0 to 63. Brightness Sharpness => Slider Bar. Changing value between 0 to 16. => Slider Bar. Changing value between 0 to 99. Colour R => Slider Bar. Changing value between 0 to 100. => Slider Bar. Changing value between 0 to 100. G В => Slider Bar. Changing value between 0 to 100.

In this menu preset values for each Mode (Contrast, Brightness, Sharpness, Colour values for each Mode-NATURAL, DYNAMIC, CINEMA) and for each Colour Temp. (R, G, B values for each Colour Temp-COOL, NORMAL, WARM) are determined for each source.

13.1.2. SOUND1

- Menu Subwoofer => If ON, Subwoofer option is available in TV set, and the item is visible in sound menu, else Subwoofer is not available.
 - Subwoofer Level (dB) => This value is gain value of Subwoofer output in dB. -30...12
 - Subwoofer Corner Freq. (x10Hz) => Last low frequency value that is amplified. 5...40
 - Menu Dolby Prologic => No functionality now.
 - Menu Equalizer => If ON, visible in sound menu, else invisible.
 - Menu Lineout => No functionality now.
 - Menu Headphone => If ON, visible in sound menu, else invisible.
 - Menu Hyper Sound => If ON, visible in sound menu, else invisible.
 - Menu Wide Sound => If ON. visible in sound menu. else invisible.
 - Menu Dynamic Bass => If ON, visible in sound menu, else invisible.
 - Menu Virtual Dolby => If ON, visible in sound menu, else invisible.
- Carrier Mute => If ON, in the absence of an FM carrier the output is muted, else not.

• Virtual Dolby Text => Active if VIRTUAL DOLBY is ON. According to the selection; seen in sound menu as 3D PANORAMA or VIRTUAL DOLBY.

13.1.3. SOUND 2

- AVL => AVL is controlled from this menu by service user. ON/OFF
- Menu AVL => If ON, AVL item is visible in sound menu, and AVL can be controlled from sound menu by normal user, else AVL is invisible to normal user.
- FM PRESCALE AVL ON => If AVL ON, set value in this item is used as prescale value for the related standard. 0...127
- NICAM PRESCALE AVL ON => If AVL ON, set value in this item is used as prescale value for the related standard. 0...127
- SCART PRESCALE AVL ON => If AVL ON, set value in this item is used as prescale value for scart outputs. 0...127

- SCART VOLUME AVL ON => If AVL ON, set value in this item is used as volume value for scart1 and scart2. 0...127
- FM PRESCALE AVL OFF => If AVL OFF, set value in this item is used as prescale value for the related standard. 0...127
- NICAM PRESCALE AVL OFF => If AVL OFF, set value in this item is used as prescale value for the related standard. 0...127
- SCART PRESCALE AVL OFF => If AVL OFF, set value in this item is used as prescale value for scart outputs. 0...127
- SCART VOLOUME AVL OFF => If AVL OFF, set value in this item is used as volume value for scart1 and scart2. 0...127

13.1.4. Options

- Screen Saver =>
- FIRST APS => If ON, first APS menu is opened when the TV opened with the factory default settings.
- APS VOLUME => After First APS function finishes, the volume of the TV is that value.
 - AGC => Tuner AGC value.
- Factory Reset => OK to activate. When OK pressed on this item, factory defaults loaded.
 - Enter Flash Mode =>

13.1.5. TV Norm

- BG => If ON, supported, else not supported
- DK => If ON, supported, else not supported.
- I => If ON, supported, else not supported.
- L => If ON, supported, else not supported.
- LP => If ON, supported, else not supported.
- M => If ON, supported, else not supported.

13.1.6. Features

- PIP/PAP => If ON, PIP/PAP available else not.
- Blue Background => If ON, Blue Background is visible in Features Menu else not.
- Menu Transparency => If ON, Menu Transparency is visible in Features Menu else not.
 - Menu Timeout => If ON, Menu Timeout is visible in Features Menu else not.
 - Backlight => If ON, Backlight is visible in Features Menu else not.
 - Single Tuner =>

13.1.7. Teletext

- Teletext Language => Teletext Language may be controlled from this menu by service user.
- Menu Teletext Language => If ON, Teletext Language item is visible in Features Menu, and Teletext Language can be controlled from Features Menu by normal user, else Teletext Language is invisible to normal user.


13.1.8. Source


- TV
- SC1
- SC2
- SC2 SVHS
- SC3
- SC3 SVHS
- YPBPR
- FAV
- SVHS

- HDMI
- PC


This menu is related with the options of the chassis. These items may be ON or OFF. If ON, the source is available in TV set, and the item is visible in source menu, else the source may be available but invisible to user.


14. CIRCUIT DIAGRAMS








TV In / Out














HITACHI

Hitachi, Ltd. Tokyo, Japan International Sales Division

THE HITACHI ATAGO BUILDING,

No. 15 –12 Nishi Shinbashi, 2 – Chome, Minato – Ku, Tokyo 105-8430, Japan. Tel: 03 35022111

HITACHI EUROPE LTD,

Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA

UNITED KINGDOM

Tel: 01628 643000 Fax: 01628 643400

Email: consumer-service@hitachi-eu.com

HITACHI EUROPE GmbH

Munich Office Dornacher Strasse 3 D-85622 Feldkirchen bei München

GERMANY Tel: +49-89-991 80-0 Fax: +49-89-991 80-224

Hotline: +49-180-551 25 51 (12ct/min) Email: **HSE-DUS.service@hitachi-eu.com**

HITACHI EUROPE srl

Via Tommaso Gulli N.39, 20147 Milano. Italia

Milano, Italia

Tel: +39 02 487861

Tel: +39 02 38073415 Servizio Clienti

Fax: +39 02 48786381/2

Email: customerservice.italy@hitachi-eu.com

HITACHI EUROPE S.A.S

Lyon Office B.P. 45, 69671 BRON CEDEX FRANCE

Tel: +33 04 72 14 29 70 Fax: +33 04 72 14 29 99

Email: france.consommateur@hitachi-eu.com

HITACH EUROPE AB

Egebækgård Egebækvej 98 DK-2850 Nærum **DENMARK** Tel: +45 43 43 6050 Fax: +45 43 60 51

Email: csgnor@hitachi-eu.com

Hitachi Europe Ltd Bergensesteenweg 421 1600 Sint-Pieters-Leeuw

BELGIUM

Tel: +32 2 363 99 01 Fax: +32 2 363 99 00

Email: sofie.van.bom@hitachi-eu.com

HITACHI EUROPE S.A.

364 Kifissias Ave. & 1, Delfon Str.

152 33 Chalandri

Athens GREECE

Tel: 1-6837200 Fax: 1-6835964

Email: service.hellas@hitachi-eu.com

HITACHI EUROPE S.A.

Gran Via Carlos III, 86, planta 5 Edificios Trade - Torre Este

08028 Barcelona

SPAIN

Tel: +34 93 409 2550 Fax: +34 93 491 3513

Email: atencion.cliente@hitachi-eu.com

HITACHI Europe AB

Box 77 S-164 94 Kista

SWEDEN

Tel: +46 (0) 8 562 711 00 Fax: +46 (0) 8 562 711 13 Email: csgswe@hitachi-eu.com

HITACHI EUROPE LTD (Norway) AB

STRANDVEIEN 18 1366 Lysaker **NORWAY** Tel: 67 5190 30 Fax: 67 5190 32

Email: csgnor@hitachi-eu.com

HITACHI EUROPE AB

Neopoli / Niemenkatu 73 FIN-15140 Lahti

FINLAND

Tel: +358 3 8858 271 Fax: +358 3 8858 272

Email: csgnor@hitachi-eu.com

HITACHI EUROPE LTD

Na Sychrove 975/8 101 27 Praha 10 – Bohdalec

CZECH REPUBLIC Tel: +420 267 212 383

Fax: +420 267 212 385 Email: csgnor@hitachi-eu.com

www.hitachidigitalmedia.com